Pin configuration of 8085 microprocessor

As we know 8085 microprocessor is a 40 pin IC. It is very important to know the Pin configuration of 8085 microprocessor before study the 8085 microprocessor programming. In bellow the Pin configuration of 8085 microprocessor is shown in figure.

Pin configuration of 8085 microprocessor

X1 & X2 (Pin 1 and 2):

These X1 and X2 pins are also called Crystal Input Pins. 8085 microprocessor can generate clock signals internally.  To generate internal clock signals, 8085 microprocessor requires external inputs from X1 and X2 pins.

RESET IN and RESET OUT (Pin 36 and Pin 3) :

RESET IN:

RESET IN pin is used to hard reset the microprocessor. RESET IN works on active low signal. When the signal on this pin is low for at least 3 clocking cycles, it forces the microprocessor to hard reset itself. Resetting the microprocessor means,

  • It Clears the PC and IR.
  • Disabling all interrupts (except TRAP).
  • Disabling the SOD pin.
  • All the buses (data, address, control) are tri-stated.
  • Gives HIGH output to RESET OUT pin.

RESET OUT:

RESET OUT is used to reset the peripheral devices and other ICs present on the circuit. It is an output signal. It works on active high signal. The output on this pin goes high whenever RESET IN is given low signal. The output remains high as long as RESET IN is kept low.

SID and SOD (Pin 4 and Pin 5):

SID (Serial Input Data):

SID takes 1 bit input from serial port of 8085 microprocessor. It stores the bit at the 8th position (MSB) of the Accumulator.  RIM (Read Interrupt Mask) instruction is used to transfer the bit.

SOD (Serial Output Data):

SOD takes 1 bit from Accumulator to serial port of 8085. It takes the bit from the 8th position (MSB) of the Accumulator. SIM (Set Interrupt Mask) instruction is used to transfer the bit.

TRAP (Pin 6):

TRAP is a non-maskable interrupt. It has the highest priority. It cannot be disabled and it has highest priority among the all hardware interupt. It is both edge and level triggered. It means TRAP signal must go from low to high. And must remain high for a certain period of time. TRAP is usually used for power failure and emergency shutoff.

RST 7.5 (Pin 7 (Input)):

It is a maskable interrupt. It has the second highest priority. It is positive edge triggered only. The internal flip-flop is triggered by the rising edge. The flip-flop remains high until it is cleared by RESET IN.

RST 6.5 (Pin 8):

It is a maskable interrupt. It has the third highest priority. It is level triggered only. The pin has to be held high for a specific period of time. RST 6.5 can be enabled by EI instruction. It can be disabled by DI Instruction

RST 5.5 (Pin 9):

It is a maskable interrupt. It has the fourth highest priority. It is also level triggered. The pin has to be held high for a specific period of time. This interrupt is very similar to RST 6.5.

INTR (Pin 10 (Input)):

It is a maskable interrupt. It has the lowest priority. It is also level triggered. It is a general purpose interrupt. By general purpose we mean that it can be used to vector microprocessor to any specific subroutine having any address.

INTA (Pin 11 (Output)):

It stands for interrupt acknowledge. It is an outgoing signal. It is an active low signal. Low output on this pin indicates that microprocessor has acknowledged the INTR request.

AD0 – AD7 (Pin 19-12 (Bidirectional)):

These pins serve the dual purpose of transmitting lower order address and data byte. During 1st clock cycle, these pins act as lower half of address. In remaining clock cycles, these pins act as data bus. The separation of lower order address and data is done by address latch.

A8 – A15 (Pin 21-28 (Unidirectional)):

These pins carry the higher order of address bus. The address is sent from microprocessor to memory. These 8 pins are switched to high impedance state during HOLD and RESET mode.

ALE (Pin 30 (Output)):

It is used to enable Address Latch. It indicates whether bus functions as address bus or data bus. If ALE = 1 then, Bus functions as address bus. If ALE = 0 then, Bus functions as data bus.

S0 and S1 (Pin 29 (Output) and Pin 33 (Output)):

S0 and S1 are called Status Pins. They tell the current operation which is in progress in 8085.

IO/M (Pin 34 (Output)):

This pin tells whether I/O or memory operation is being performed.

If IO/M = 1 then, I/O operation is being performed. If IO/M = 0 then, Memory operation is being performed. The operation being performed is indicated by S0 and S1.

If S0 = 0 and S1 = 1 then, It indicates WRITE operation. If IO/M = 0 then, It indicates Memory operation. Combining these two we get Memory Write Operation. In bellow table shown the relation of IO/M with S0 and S1.

Pin configuration of 8085 microprocessor

RD (Pin 32 (Output)):

RD stands for Read. It is an active low signal. It is a control signal used for Read operation either from memory or from Input device. A low signal indicates that data on the data bus must be placed either from selected memory location or from input device.

WR (Pin 31 (Output)):

WR stands for Write. It is also active low signal. It is a control signal used for Write operation either into memory or into output device. A low signal indicates that data on the data bus must be written into selected memory location or into output device.

READY (Pin 35 (Input)):

This pin is used to synchronise slower peripheral devices with fast microprocessor. A low value causes the microprocessor to enter into wait state. The microprocessor remains in wait state until the input at this pin goes high.

HOLD (Pin 38 (Input)):

HOLD pin is used to request the microprocessor for DMA transfer. A high signal on this pin is a request to microprocessor to relinquish the hold on buses. This request is sent by DMA controller. Intel 8257 and Intel 8237 are two DMA controllers.

HLDA (Pin 39 (Output)):

HLDA stands for Hold Acknowledge. The microprocessor uses this pin to acknowledge the receipt of HOLD signal. When HLDA signal goes high, address bus, data bus, RD, WR, IO/M pins are tri-stated. This means they are cut-off from external environment. The control of these buses goes to DMA Controller. Control remains at DMA Controller until HOLD is held high. When HOLD goes low, HLDA also goes low and the microprocessor takes control of the busses.

VSS and VCC (Pin 20 (Input) and Pin 40 (Input)):

At VCC +5V power supply is connected. Ground signal is connected to VSS.

You may also like...

Leave a Reply

Your email address will not be published. Required fields are marked *